

# Specifications for approval

NO. Q/TANCAP.CC (T) 42.09-11-04

**Product Name:** CC(T)42 Axial Leaded Multilayer Ceramic Capacitor

**Customer:** \_\_\_\_\_

**Type and Specification:** \_\_\_\_\_

**Material Code of Customer :** \_\_\_\_\_

<b>WRITTEN</b>	<b>CHECKED</b>	<b>APPROVED</b>
<b>Wang Xunguo</b>	<b>Wang Baiping</b>	<b>Wang Li</b>

**Signature of Approval:** Wang Li

**TANCAP TECHNOLOGY CO., LTD.**

Add: No.8, Tengfeng 3rd Rd, Fenghuang 3rd Industrial Park, Fuyong, Bao'an Dist, Shenzhen, China  
Tel: +86-755-27863861 27863400  
Fax: +86-755-27862551  
Http: www.china-capacitors.com  
E-mail: sales@china-capacitors.com

Product Name	CC42 (CT42) Axial leaded type Multilayer Ceramic Capacitors
<p>1.Scope:</p> <p>This specification applies to CC4 (CT4) Axial leaded type Multilayer Ceramic Capacitors produced by our company for use in electronic equipment of (name of customer)</p> <p>2.Standard:</p> <p>《Detail specification for electronic components fixed ceramic dielectric capacitors CC42 Assessment level E》 GBT5966-96</p> <p>《Detail specification for electronic components fixed ceramic dielectric capacitors CT42 Assessment level E》 GBT5968-96</p> <p>3.Classify:</p> <p>CC42: Material of dielectric is: COG、NPO ( N )。</p> <p>CT42: Material of dielectric is:X7R ( B )、Z5U、Y5V ( Y )。</p> <p>4.Test Conditions:</p> <p>4.1: Standard Condition: If there are no specific prescribe, The test will be done according to standard condition(Temperature 15-35℃;Relative Humidity 45-75%), But If there are any problems subject to standard condition or there are some specific requirements Please test according to 4.2</p> <p>4.2: Fundamental Condition: Temperature is 20℃;Relative Humidity is 60-70%;Atmospheric pressure is 800-1060mbar.</p> <p>4.Testing Method:</p> <p>When the products will be tested, In order to avoid the error of result, The capacitors must be placed in the temperature that the capacitors be tested for 30 minutes and discharged fully.</p>	

Product	CC42(CT42)Axial leaded type multilayer ceramic capacitor	
Cheching Items		
Item	Performance	Test condition

Dimensions	See Page 3		Measured by Dimension gauge	
Appearance	Correct Marking clear, No pinhole, No burr No damage		Visual examination	
Insulation Resistance	CC42	$C_R \leq 10\text{nF}$ $R \geq 10000\text{M}\Omega$ $C_R > 10\text{nF}$ $C_R \times R \geq 100\text{s}$	Rated voltage applied for 1 minute	
	CT42	$C_R \leq 25\text{nF}$ $R \geq 4000\text{M}\Omega$ $C_R > 25\text{nF}$ $C_R \times R \geq 100\text{s}$		
Capacitance Tolerance	CC42	$B = \pm 0.1\text{pF}$ $C = \pm 0.25\text{pF}$ $D = \pm 0.5\text{pF}$ $F = \pm 1\%$ $G = \pm 2\%$ $J = \pm 5\%$ $K = \pm 10\%$ $M = \pm 20\%$	1MHz 1VDC	
	CT42	B	$K = \pm 10\%$ $M = \pm 20\%$ $S = \begin{matrix} +50 \\ -20 \end{matrix} \%$	1KHz 1VDC
		Y	$M = \pm 20\%$ $S = \begin{matrix} +50 \\ -20 \end{matrix} \%$ $Z = \begin{matrix} +80 \\ -20 \end{matrix} \%$	1KHz 0.3VDC
Dissipation Factor (Tan $\delta$ )	CC42	$\leq 0.15\%$	1MHz 1VDC	
	CT42	B	$\leq 2.5\%$	1KHz 1VDC
		Y	$\leq 5\%$	1KHz 0.3VDC
Withstanding voltage	No dielectric breakdown or mechanical breakdown		250% of rated voltage for 1-5sec is applied with less than 50mA current	
Solderability	The dipped portion of the termination is at least 95% covered by a new solder coating.		Solder temperature: 245 $\pm$ 3 $^{\circ}$ C Immersion time: 3 $\pm$ 0.5s,	
Temperature Characteristics	CC42	Change of capacitance: $\pm 30\text{ppm}/^{\circ}\text{C}$ $\pm 60\text{ppm}/^{\circ}\text{C}$	-55 $^{\circ}$ C ~ +125 $^{\circ}$ C	
	CT42	B	Change of capacitance: $\pm 15\%$	-55 $^{\circ}$ C ~ +125 $^{\circ}$ C
		Y	Change of capacitance: +30% ~ -80%	-25 $^{\circ}$ C ~ +85 $^{\circ}$ C
			Change of capacitance: +22% ~ -56%	+10 $^{\circ}$ C ~ +85 $^{\circ}$ C
Life test	CC42	200% rated voltage at 125 $^{\circ}$ C 1000hr		
	CT42	B	200% rated voltage at 125 $^{\circ}$ C 1000hr	
		Y	150% rated voltage at 85 $^{\circ}$ C 1000hr	

Product

CC42 (CT42) Axial leaded type multilayer ceramic capacitor

### Appearance









Table of working voltage, dimensions and capacitance

Size	Dimension Unit: (mm)					Working Voltage (V)	Capacitance (pF)			
	Lmax	Dmax	A±1.5	F±0.6			d±0.05	COG (NPO)	X7R	Y5V (Z5U)
17	4.30	2.50	62	5.08	10.00	0.50	25	0R5~332	331~104	103~105
							50	0R5~222	331~473	103~684
							100	0R5~102	331~223	
20	5.10	3.00	63	7.50	10.00	0.50	25	0R5~472	102~224	103~125
							50	0R5~392	102~104	103~105
							100	0R5~152	102~683	

Product


CC42 (CT42) Axial leaded type multilayer ceramic capacitor

### Packaging Style



### Packaging Quantity

Size	Tape and Reel	Ammo Package	Bulk Package
17	5000	5000	1000, 500
20	2500	2500	500



# Application Notes for Multilayer Capacitors

## 1. Effect of Temperature

Both capacitance and dissipation are affected by variations in temperature. The maximum capacitance change with temperature is defined by the temperature characteristic. However, this only defines a “box” bounded by the upper and lower operating temperatures and the minimum and maximum capacitance values. Within this “box”, the variation with temperature depended upon the specific dielectric formulation.

Insulation resistance decreases with temperature. Typical the insulation resistance at maximum rated temperature is 10% of the 25°C value.

## 2. Effect of Voltage

Class I ceramic capacitors are not affected by variations in applied AC or DC voltages. For Class II and III ceramic capacitors, variations in voltage affect only the capacitance and dissipation factor. The application of DC voltage higher than 5 DC reduces both the capacitance and dissipation factor. The application of AC voltage up to 10-20 Vac tend to increase both capacitance and dissipation factor. At higher AC voltage, both capacitance and dissipation factor begin to decrease.

## 3. Effect of Frequency

Frequency affects both capacitance and dissipation factor.

The variation of impedance with frequency is an important consideration in the application of multilayer ceramic capacitors. Total impedance of the capacitor is the vector of the capacitive reactance, the inductive reactance, and the ESR. As frequency increases, the capacitive reactance decreases. However, the series inductance (L) produces inductive reactance, which increases with frequency. At some frequency, the impedance ceases to be capacitive and becomes inductive. This point is the self-resonant frequency. At the self-resonant frequency, the reactance is zero, and the impedance consists of the ESR only.

Lead configuration and lead length have a significant impact on the series inductance. The lead inductance is approximately 10nH/inch, which is large compared to the inductance of chip. The effect of this additional inductance is a decrease in the self-resonant frequency, and an increase in impedance in the inductive region above the self- resonant frequency.

## 4. Effect of Time

The capacitance of Class II and III dielectrics change with time as well as with temperature, voltage and frequency. This change with time is known as “aging”. It is caused by gradual realignment of the crystalline structure of the ceramic dielectric material as it is cooled below its Curie temperature, which produces a loss of capacitance with time. The aging process is predictable and follows a logarithmic decay. Typical aging rates for COG, X7R, and Z5U dielectrics are as follows:

COG:	None
X7R:	1.0% per decade of time
Z5U:	5.0% per decade of time
Y5V:	6.0% per decade of time

The aging process is reversible. If the capacitor is heated to a temperature above its Curie point for some period of time, de-aging will occur and the capacitor will regain the capacitance lost during the

aging process. The amount of de-aging depends on both the elevated temperature and the length of time at that temperature. Exposure to 150°C for one-half hour or 125°C for two hour is usually sufficient to return the capacitor to its initial value.

Because the capacitance changes rapidly immediately after de-aging, capacitance measurements are usually delayed for at least 10 hours after the de-aging process, which is often referred to as “last heat”. In addition, manufacturers utilize the aging rates to set factory test limits which will bring the capacitance within the specified tolerance at some future time, to allow for customer receipt and use. Typically, the test limits are adjusted so that capacitance will be within the specified tolerance after either 1,000 hours or 100 days, depending on the manufacturer and the product type.

## 5. Thermal Shock.

Multilayer ceramic capacitors are sensitive to thermal shock due to device construction consisting of interleaved layers of ceramic dielectric and metal electrodes with metal terminations for electrical contact.

Thermal shock is mechanical damage caused by a structure's inability to absorb mechanical stress caused by excessive changes of temperature in a short period of time. This stress is caused by differences in CTE (coefficient of thermal expansion),  $\delta T$  (thermal conductivity) and the rate of change of temperature. CTE and  $\delta T$  are a function of the materials used in the component's manufacture and the rate of change of temperature is dependent on the soldering process.

When the temperature rate of change is too great, thermal shock cracks occur. These cracks are initiated where the structure is weakest and mechanical stress is concentrated. This is at or near the ceramic / termination interface in the middle of the exposed termination. Mechanical stress is greatest at the corners where the chip is strongest but cracks tend to start where the structure is weakest. When temperature rates of change are excessive, as in uncontrolled wave soldering, large visible cracks are formed.

Thermal shock has two manifestations obvious visible cracks and the more insidious, invisible micro crack. The same forces are involved but on a smaller magnitude so smaller cracks are formed. Again it starts in the middle of the exposed surface at or just under the ceramic / termination interface and propagates slowly with temperature changes or assembly flexure during handling. In a matter of weeks a micro crack can propagate through the ceramic causing open, intermittent or excessive leakage currents, a time bomb due to processing.

Thermal shock cracks are always caused by improper solder processing or clearing. Wave soldering is the biggest culprit because it has the highest heat transfer rate (using liquid metal) and the largest temperature changes with cause both visible and micro cracks. Vapor phase soldering has the second highest heat transfer rate and temperature changes that can induce micro cracks when inadequate preheat is used. Infrared (IR) reflow soldering has the lowest heat transfer rates and thermal shock is unheard of for this soldering technique. Assembly cleaning cannot be ignored because thermal shock can occur during heating or cooling. An assembly should be allowed to cool to less than 60°C before it is subjected to the cleaning process.

It is important to avoid the possibility of thermal shock during soldering and carefully controlled preheat is therefore required. The rate of preheat should not exceed 4°C/second and a target figure 2°C/second is recommended. An 80°C to 120°C temperature differential between the component surface and the soldering temperature is preferred.